

006227 CT82560

FIG 1

Data with no Jitter




FIG 2

Data with Jitter




FIG 3

Data Samples





FIG 4

Data Samples



50





FIG 5
Figure 1-1: High Level Block Diagram of Edge Based Receiver.


09752813.12900

51



6
Figure 1-2: Edge Buffer Block Diagram.

09752843-42900



7
Figure 1-2: Timing Diagrams for the Edge Pipelines.

52




Figure 1-5: Edge Processing Block Diagram.

09752813 122900

09752613.122900






Figure 1-6: Synchronizer Timing Diagram.

005231.12900



10
Figure 1-7: Phase Picking Mechanism Block Diagram.

FIG 11



130

09752813-122908

FIG 12a




FIG 12b




FIG 12c






FIG 12d



09752813-122900

09752813-122900




FIG. 13


[illegible]

FIG 14

Signals	A	A#	B	B#	A + B	A# + B#	High Out
Actual Volt.	1.0V	0.5V	0.25V	-0.25V	1.25V	0.25V	+
			-0.25V	0.25V	0.75V	0.75V	-
			0.05V	-0.05V	1.05V	0.45V	+
			-0.05V	0.05V	0.95V	0.55V	-
			0V	0V	1.0V	0.5V	tie
	0.5v	1.0v	0.25V	-0.25V	0.75V	0.75V	+
			-0.25V	0.25V	0.25V	1.25V	-
			0.05V	-0.05V	0.55V	0.95V	+
			-0.05V	0.05V	0.45V	1.05V	-
			0V	0V	0.5V	1.0V	tie

FIG 15

09752813-122900

09752813-12900




FIG 16